All Posts

Our Technical Blog

Dive deep into digital design, SystemVerilog, FPGA development, and cutting-edge hardware engineering concepts. Each post is crafted to provide practical insights and advanced techniques.

21 Total Posts

2 Categories

25 Topics

RTL

The Complete Guide to Hardware Pipeline Design with Backpressure

How to build a pipelined datapath with a ready/valid handshake that propagates backpressure automatically: the control signals, how to derive them, and synthesizable SystemVerilog and...

ASIC FPGA

Read More

RTL

Use VS Code for RTL Design with Vivado: A Practical End-to-End Workflow

In this post, I walk through a complete setup for mixed-language FPGA development (VHDL, Verilog, and SystemVerilog), including real-time syntax checks, symbol navigation, simulation, and...

ASIC FPGA

Read More

SystemVerilog

SV19. Run C Code on a Custom RISC-V CPU: Fibonacci from Compiler to FPGA

Learn the full practical flow to run C code on a custom RISC-V SoC by compiling and executing a Fibonacci program from simulation to real...

RISC-V FPGA C UART

Read More

SystemVerilog

SV18. A Deep Dive into OBI: Building Your First Master and Slave Controllers

In this tutorial, we'll demystify OBI by designing and verifying a minimal master from the ground up.

OBI

Read More

SystemVerilog

SV17. FIFO Design and Implementation

A First-In-First-Out (FIFO) buffer is a fundamental digital design component that stores data in a queue-like structure. This guide provides a comprehensive explanation of FIFO...

FIFO

Read More

SystemVerilog

SV16. Finite State Machines (FSM)

Finite State Machines (FSMs) are fundamental building blocks in digital design, providing a structured approach to implementing sequential logic. This guide covers synthesizable SystemVerilog FSM...

FSM

Read More

SystemVerilog

SV15. SystemVerilog Clock-to-Q Modeling: Why Non-Blocking Assignments Matter

This guide focuses on one of the most important timing parameters: Clock-to-Q delay and how to model it effectively in RTL design.

Procedural Statements

Read More

SystemVerilog

SV14. Unique and Priority Identifiers in SystemVerilog

SystemVerilog provides three special keywords (`unique`, `unique0`, and `priority`) that can be used with `case` and `if` statements to provide synthesis tools with optimization hints...

Procedural Statements

Read More

SystemVerilog

SV13. SystemVerilog Casting Guide

Casting in SystemVerilog is a powerful mechanism for explicitly converting data between different types, sizes, and sign interpretations. This guide covers the three main types...

Arithmetic

Read More

SystemVerilog

SV12. Difference between Bitwise NOT (~) and Logical NOT (!)

When working with Verilog or SystemVerilog, it's crucial to understand the distinction between the bitwise NOT operator (`~`) and the logical NOT operator (`!`). While...

Arithmetic

Read More

SystemVerilog

SV11. Signed Arithmetic in SystemVerilog

This page summarizes the key rules and pitfalls for synthesizable signed arithmetic in SystemVerilog, focusing on vector size, signed vs. unsigned behavior, and correct handling...

Arithmetic

Read More

SystemVerilog

SV10. User-Defined Packages in SystemVerilog

If you work with SystemVerilog, you know the headaches that can come from improper scope management. In this wiki, I cover: • Why you should...

Package

Read More

SystemVerilog

SV9. SystemVerilog Packed vs. Unpacked arrays

Ever wondered how packed vs. unpacked arrays really work in SystemVerilog? This article dives into the syntax, memory layout, and use cases of both -...

Array

Read More

SystemVerilog

SV8. SystemVerilog Implicit Net Declaration

Tired of silent bugs caused by undeclared signals in SystemVerilog? This article explains how implicit net declarations work, when they happen, and how to avoid...

Data Type Net

Read More

SystemVerilog

SV7. SystemVerilog Built-in Data types: Data Type and Types

It covers the key distinctions between: Nets (representing connections) and Variables (representing storage). 2-state and 4-state data types, and how they relate to the keywords...

Data Type Net Variable

Read More

SystemVerilog

SV6. X Value Bugs in Digital Circuit Design (FPGA/ASIC)

𝗫 can represent an uninitialized state, uncertainty, or a conflict in multiple driver situations. The X value does not physically exist in real hardware. 𝗦𝗶𝗺𝘂𝗹𝗮𝘁𝗶𝗼𝗻𝘀...

Bugs X-value

Read More

SystemVerilog

SV5. Simulation Event Scheduling in Verilog/SystemVerilog

Deep dive into simulation event scheduling, delta cycles, and non-blocking assignments. Understand how Verilog simulators handle timing and event ordering in digital designs.

event scheduling delta cycles non-blocking assignments

Read More

SystemVerilog

SV4. Differences between ASIC and FPGA RTL Coding

Master the key differences in RTL coding styles for ASIC and FPGA targets. Learn about timing considerations, resource constraints, and optimization strategies for each platform....

ASIC FPGA

Read More

SystemVerilog

SV3. Simulation and Synthesis in Digital Design

Explore the fundamental differences between simulation and synthesis in digital design. Understand how your SystemVerilog code behaves in simulation versus hardware implementation.

simulation synthesis elaboration

Read More

SystemVerilog

SV2. Comparing FPGA and ASIC Design Processes

Learn the key differences between FPGA and ASIC design flows. Understand when to choose each approach and the trade-offs involved in hardware design decisions.

Design Process

Read More

SystemVerilog

SV1. Levels of Abstraction in Digital Circuit Design

Understanding different levels of abstraction is crucial for effective digital circuit design. Learn about algorithmic, RTL, gate, and switch levels in SystemVerilog design methodology.

Levels of Abstraction

Read More